addon

ADD-Q4AR4Q56MX-P2M

Arista Networks[®] CAB-D-4Q-400G-2M to Mellanox[®] MCP7F60-W002R26 Compatible TAA 400GBase-CU QSFP-DD 400G to 4xQSFP56 100G PAM-4 Direct Attach Cable (Passive Twinax, 2m)

Features

- Compliant with QSFP-DD MSA Specification Rev 3.4
- SFF-8636 management interface support
- SFF-8679 electrical interface compliant
- Supports aggregate data rates of 100 and 400Gbps
- I2C for EEPROM communication
- Compatible with IEEE 802.3bj, IEEE 802.3by, IEEE 802.3cd
- Excellent EMI/EMC performance 360-degree cable shield termination
- Pull-to-release slide latch design
- Low loss, stronger mechanical features, more flexible
- Advantage dual side pre-solder automated assembly technologies
- RoHS Compliant and Lead-Free

Applications

- Data Center Networks
- Switches, Servers and Routers
- Storage Area Networks
- High Performance Computing

Product Description

This Arista Networks[®] to Mellanox[®] dual oem compatible 400GBase-CU QSFP-DD to 4xQSFP56 passive direct attach cable has a maximum reach of 2.0m (6.6ft). It is 100% Arista Networks[®] to Mellanox[®] compatible and has been programmed, uniquely serialized, data-traffic and application tested to ensure that it is compliant and functional. This cable will initialize and perform identically to Arista Networks[®] and Mellanox[®]'s individual cables and is built to meet or exceed OEM specifications. This product complies with MSA (Multi-Source Agreement) standards and is TAA (Trade Acts Agreement) compliant. We stand behind the quality of our products and proudly offer a limited lifetime warranty.

AddOn's transceivers are RoHS compliant and lead-free.

TAA refers to the Trade Agreements Act (19 U.S.C. & 2501-2581), which is intended to foster fair and open international trade. TAA requires that the U.S. Government may acquire only "U.S. – made or designated country end products."





Mechanical Characteristics

Cable Jacket Material	Flammability Rating
PVC	VW-1

Electrical Characteristics

Parameter	Specification
Impedance	100Ω
Data Rate	56Gbps per lane (PAM-4)
Voltage	3.3V DC
Current (signal application only)	0.75A
Operating Temperature	-10°C to 55°C
Storage Temperature	-10°C to 55°C
High Speed Compliant	IEEE 802.3cd

QSFP-DD to 4xQSFP Wiring Schematic

1 (QSFF	P-DD)		P2	(QSFP)		P1 (QSF	P-I
GND				GND	F	GND	Т
TX1+	36		17	RX1+	F	TX5+	
ТХ1-	37	_	18	RX1-		TX5-	
GND				GND	F	GND	
TX2+	3	\Leftrightarrow	22	RX2+	F	TX6+	
ТХ2-	2	↔	21	RX2-		TX6-	
GND				GND		GND	
					Γ		
GND				GND		GND	
RX1+	17	⇒	36	TX1+	F	RX5+	
RX1-	18	<->	37	Tx1-	F	RX5-	
GND				GND	F	GND	
RX2+	22	_	3	TX2+		RX6+	
		1	-	TVD	-		
RX2-	21	⊲→>	2	TX2-		R X 6 -	
GND		↔		GND	-	GND	D
GND		↔		GND (QSFP)	-	^{GND}	P-
GND 1 (QSFF GND	P-DD)		P3	GND (QSFP) GND	-	GND	P-
GND 1 (QSFF GND TX3+	P-DD)		P3	GND (QSFP) GND RX1+	-	GND P1 (QSF GND TX7+	P-
GND GND TX3+ TX3-	P-DD)		P3	GND (QSFP) GND RX1+ RX1-	-	GND P1 (QSFI GND	P-
GND 1 (QSFF GND TX3+ TX3- GND	2-DD) 33 34		P3	GND (OSFP) GND RX1+ RX1- GND		GND P1 (QSF GND TX7+	P-
GND GND TX3+ TX3- GND TX4+	P-DD) 33 34 6		P3 17 18 22	GND (QSFP) GND RX1+ RX1-		GND P1 (QSFI GND TX7+ TX7-	P-
GND GND TX3+ TX3- GND	2-DD) 33 34		P3	GND (OSFP) GND RX1+ RX1- GND		GND P1 (QSFI GND Tx7+ Tx7- GND	P-
GND GND TX3+ TX3- GND TX4+	P-DD) 33 34 6		P3 17 18 22	GND (OSFP) GND RX1+ RX1- GND RX2+		6ND P1 (QSF) GND TX7+ TX7- GND TX8+	P-
GND GND TX3+ TX3- GND TX4+ TX4-	P-DD) 33 34 6		P3 17 18 22	GND (QSFP) GND RX1+ RX1- GND RX2+ RX2-		GND P1 (QSFT GND TX7+ TX7- GND TX8+ TX8-	P-
GND GND TX3+ TX3- GND TX4+ TX4-	P-DD) 33 34 6		P3 17 18 22	GND (QSFP) GND RX1+ RX1- GND RX2+ RX2-		GND P1 (QSFT GND TX7+ TX7- GND TX8+ TX8-	P-
GND P1 (QSFFF GND TX3+ TX3- GND TX4+ TX4- GND	P-DD) 33 34 6		P3 17 18 22	GND (QSFP) GND RX1+ RX1- GND RX2+ RX2- GND		GND P1 (QSFI GND TX7+ TX7- GND TX8+ TX8- GND	P-
GND P1 (QSFFF GND TX3+ TX3- GND TX4+ TX4- GND GND	2-DD) 33 34 6 5		P3	GND (QSFP) GND RX1+ RX1- GND RX2+ RX2- GND GND GND		GND CND GND TX7+ TX7- GND TX8+ TX8- GND GND	P-
GND P1 (QSFFF GND TX3+ TX3- GND TX4+ TX4- GND GND RX3+	2-DD) 33 34 6 5 14		P3 17 18 22 21 36	GND (QSFP) GND RX1+ RX1- GND RX2+ RX2- GND GND TX1+		GND GND GND TX7+ TX7- GND TX8+ TX8- GND GND RX7+	P-
GND CND CND TX3+ TX3- GND TX4+ TX4- GND CND RX3+ RX3-	2-DD) 33 34 6 5 14		P3 17 18 22 21 36	GND (QSFPP) GND RX1+ RX1- GND RX2+ RX2- GND GND TX1+ TX1-		GND GND GND TX7+ TX7- GND TX8+ TX8- GND GND RX7+ RX7-	P-
GND CND CND TX3+ TX3- GND TX4+ TX4- GND CND RX3+ RX3- GND	P-DD) 33 34 6 5 14 14 15		P3 17 18 22 21 36 37	GND (QSFPP) GND RX1+ RX1- GND RX2+ RX2- GND GND TX1+ TX1- GND		GND GND GND TX7+ TX7- GND TX8+ TX8- GND GND RX7+ RX7- GND	P-

1 (QSFF	P-DD)		P4	(QSFP)
GND				GND
TX5+	74	⊲⊸⊳	17	RX1+
ТХ5-	75	↔	18	RX1-
GND				GND
TX6+	41	⊲⊸⊳	22	RX2+
ТХ6-	40	♦	21	R X 2 -
GND				GND
GND				GND
RX5+	55	⇒	36	TX 1+
RX5-	56	₽	37	TX1-
GND				GND
RX6+	60	⇒	3	TX2+
RX6-	59	♦	2	ТХ2-
GND				GND
	P-DD)		Pt	
	P-DD)		Pt	
1 (QSFF	P-DD)		Pt T7	5 (QSFP)
1 (QSF1 GND				5 (QSFP)
1 (QSFT gnd TX7+	71		17	5 (QSFP) GND RX1+
GND TX7+ TX7-	71		17	5 (QSFP) GND Rx1+ Rx1-
GND TX7+ TX7- GND	71 72	**	17 18	GND (QSFP) Rx1+ Rx1- GND Rx2+
GND TX7+ TX7- GND TX8+	71 72 44	♦	17 18 22	GND (QSFP) Rx1+ Rx1- GND Rx2+
1 (QSFF GND TX7+ TX7- GND TX8+ TX8-	71 72 44	♦	17 18 22	5 (QSFP) GND Rx1- GND Rx2- Rx2- Rx2-
1 (QSFF GND TX7+ TX7- GND TX8+ TX8- GND	71 72 44	♦	17 18 22	5 (OSFP) GND RX1+ RX1- GND RX2- GND
1 (OSFF GND TX7+ TX7- GND TX8+ TX8- GND GND	71 72 44 43		17 18 22 21	5 (OSFP) GND RX1+ RX1- GND RX2- GND GND
1 (OSFF GND TX7+ TX7- GND TX8+ TX8- GND GND RX7+	71 72 44 43 52		17 18 22 21 36	5 (OSFP) GND RX1+ RX1- GND RX2- GND GND TX1+
1 (OSFF GND TX7+ TX7- GND TX8+ TX8- GND GND RX7+ RX7-	71 72 44 43 52		17 18 22 21 36	5 (OSFP) GND RX1+ RX1- GND RX2- GND GND TX1+ TX1-
1 (OSFF GND TX7+ TX7- GND TX8+ TX8- GND GND RX7+ RX7- GND	71 72 44 43 52 53		17 18 22 21 36 37	5 (OSFP) GND RX1+ RX1- GND RX2- GND TX1+ TX1- GND

QSFP-DD Pin Descriptions


PIN	Logic	Symbol	Description	Notes
1		GND	Ground.	1
2	CML-I	Tx2-	Transmitter Inverted Data Input.	
3	CML-I	Tx2+	Transmitter Non-Inverted Data Input.	
4		GND	Ground.	1
5	CML-I	Tx4-	Transmitter Inverted Data Input.	
6	CML-I	Tx4+	Transmitter Non-Inverted Data Input.	
7		GND	Ground.	1
8	LVTTL-I	ModSelL	Module Select.	
9	LVTTL-I	ResetL	Module Reset.	
10		VccRx	+3.3V Power Supply Receiver.	2
11	LVCMOS-I/O	SCL	2-wire serial interface clock.	
12	LVCMOS-I/O	SDA	2-wire serial interface data.	
13		GND	Ground.	1
14	CML-O	Rx3+	Receiver Non-Inverted Data Output.	
15	CML-O	Rx3-	Receiver Inverted Data Output.	
16		GND	Ground.	1
17	CML-O	Rx1+	Receiver Non-Inverted Data Output.	
18	CML-O	Rx1-	Receiver Inverted Data Output.	
19		GND	Ground.	1
20		GND	Ground.	1
21	CML-O	Rx2-	Receiver Inverted Data Output.	
22	CML-O	Rx2+	Receiver Non-Inverted Data Output.	
23		GND	Ground.	1
24	CML-O	Rx4-	Receiver Inverted Data Output.	
25	CML-O	Rx4+	Receiver Non-Inverted Data Output.	
26		GND	Ground.	1
27	LVTTL-O	ModPrsL	Module Present.	
28	LVTTL-O	IntL	Interrupt.	
29		VccTx	+3.3V Power Supply Transmitter.	2
30		Vccl	+3.3V Power Supply.	2
31	LVTTL-I	InitMode	Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE.	
32		GND	Ground.	1
33	CML-I	Tx3+	Transmitter Non-Inverted Data Input.	
34	CML-I	Tx3-	Transmitter Inverted Data Input.	
35		GND	Ground.	1
36	CML-I	Tx1+	Transmitter Non-Inverted Data Input.	
37	CML-I	Tx1-	Transmitter Inverted Data Input.	
38		GND	Ground.	1

PIN		Symbol	Description	Notes
39		GND	Ground.	1
40	CML-I	Tx6-	Transmitter Inverted Data Input.	
41	CML-I	Tx6+	Transmitter Non-Inverted Data Input.	
42		GND	Ground.	1
43	CML-I	Tx8-	Transmitter Inverted Data Input.	
44	CML-I	Tx8+	Transmitter Non-Inverted Data Input.	
45		GND	Ground.	1
46		Reserved	For future use.	3
47		VSI	Module Vendor Specific 1.	3
48		VccRx1	3.3V Power Supply.	2
49		VS2	Module Vendor Specific 2.	3
50		VS3	Module Vendor Specific 3.	3
51		GND	Ground.	1
52	CML-O	Rx7+	Receiver Non-Inverted Data Output.	
53	CML-O	Rx7-	Receiver Inverted Data Output.	
54		GND	Ground.	1
55	CML-O	Rx5+	Receiver Non-Inverted Data Output.	
56	CML-O	Rx5-	Receiver Inverted Data Output.	
57		GND	Ground.	1
58		GND	Ground.	1
59	CML-O	Rx6-	Receiver Inverted Data Output.	
60	CML-O	Rx6+	Receiver Non-Inverted Data Output.	
61		GND	Ground.	1
62	CML-O	Rx8-	Receiver Inverted Data Output.	
63	CML-O	Rx8+	Receiver Non-Inverted Data Output.	
64		GND	Ground.	1
65		NC	No Connect.	3
66		Reserved	For future use.	3
67		VccTx1	3.3V Power Supply.	2
68		Vcc2	3.3V Power Supply.	2
69		Reserved	For future use.	3
70		GND	Ground.	1
71	CML-I	Tx7+	Transmitter Non-Inverted Data Input.	
72	CML-I	Tx7-	Transmitter Inverted Data Input.	
73		GND	Ground.	1
74	CML-I	Tx5+	Transmitter Non-Inverted Data Input.	
75	CML-I	Tx5-	Transmitter Inverted Data Input.	
76		GND	Ground.	1

Notes:


- 1. QSFP-DD uses common ground (GND)for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.
- 2. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently. Requirements defined for the host side of the Host Card Edge Connector are listed in Table 6. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may be internally connected within the module in any combination. The connector Vcc pins are each rated for a maximum current of 1000 mA.
- **3.** All Vendor Specific, Reserved and No Connect pins may be terminated with 50 ohms to ground on the host. Pad 65 (No Connect) shall be left unconnected within the module. Vendor specific and Reserved pads shall have an impedance to GND that is greater than 10 kOhms and less than 100 pF.
- 4. Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads. Sequence 1A, 1B will then occur simultaneously, followed by 2A, 2B, followed by 3A,3B.

QSFP-DD Electrical Pin-out Details



Top side viewed from top

Bottom side viewed from bottom




QSFP56 Pin Definitions


Pin	Logic	Symbol	Name/Descriptions	Ref.
1		GND	Module Ground.	1
2	CML-I	Tx2-	Transmitter inverted data input.	
3	CML-I	Tx2+	Transmitter non-inverted data input.	
4		GND	Module Ground.	1
5	CML-I	Tx4-	Transmitter inverted data input.	
6	CML-I	Tx4+	Transmitter non-inverted data input.	
7		GND	Module Ground.	1
8	LVTTL-I	MODSEIL	Module Select.	2
9	LVTTL-I	ResetL	Module Reset.	2
10		VCCRx	+3.3v Receiver Power Supply.	
11	LVCMOS-I	SCL	2-wire Serial interface clock.	2
12	LVCMOS-I/O	SDA	2-wire Serial interface data.	2
13		GND	Module Ground.	1
14	CML-O	RX3+	Receiver non-inverted data output.	
15	CML-O	RX3-	Receiver inverted data output.	
16		GND	Module Ground.	1
17	CML-O	RX1+	Receiver non-inverted data output.	
18	CML-O	RX1-	Receiver inverted data output.	
19		GND	Module Ground.	1
20		GND	Module Ground.	1
21	CML-O	RX2-	Receiver inverted data output.	
22	CML-O	RX2+	Receiver non-inverted data output.	
23		GND	Module Ground.	1
24	CML-O	RX4-	Receiver inverted data output.	
25	CML-O	RX4+	Receiver non-inverted data output.	
26		GND	Module Ground.	1
27	LVTTL-O	ModPrsL	Module Present, internal pulled down to GND.	
28	LVTTL-O	IntL	Interrupt output should be pulled up on host board.	2
29		VCCTx	+3.3v Transmitter Power Supply.	
30		VCC1	+3.3v Power Supply.	
31	LVTTL-I	LPMode	Low Power Mode.	2
32		GND	Module Ground.	1
33	CML-I	Tx3+	Transmitter non-inverted data input.	
34	CML-I	Tx3-	Transmitter inverted data input.	
35		GND	Module Ground.	1
36	CML-I	Tx1+	Transmitter non-inverted data input.	
37	CML-I	Tx1-	Transmitter inverted data input.	
38		GND	Module Ground.	1

Notes:

- 1. Module circuit ground is isolated from module chassis ground with in the module.
- 2. Open collector; should be pulled up with 4.7k-10k ohms on host board to a voltage between 3.15V and 3.6V.

QSFP56 Electrical Pin-out Details





Mechanical Specifications

About AddOn Networks

In 1999, AddOn Networks entered the market with a single product. Our founders fulfilled a severe shortage for compatible, cost-effective optical transceivers that compete at the same performance levels as leading OEM manufacturers. Adhering to the idea of redefining service and product quality not previously had in the fiber optic networking industry, AddOn invested resources in solution design, production, fulfillment, and global support.

Combining one of the most extensive and stringent testing processes in the industry, an exceptional free tech support center, and a consistent roll-out of innovative technologies, AddOn has continually set industry standards of quality and reliability throughout its history.

Reliability is the cornerstone of any optical fiber network and is in engrained in AddOn's DNA. It has played a key role in nurturing the long-term relationships developed over the years with customers. AddOn remains committed to exceeding industry standards with certifications from ranging from NEBS Level 3 to ISO 9001:2005 with every new development while maintaining the signature reliability of its products.



U.S. Headquarters

Email: sales@addonnetworks.com

Telephone: +1 877.292.1701

Fax: 949.266.9273

Europe Headquarters

Email: salessupportemea@addonnetworks.com

Telephone: +44 1285 842070